锐单电子商城 , 一站式电子元器件采购平台!
  • 电话:400-990-0325

GTL2005PW

4-BIT BI-DIREC NON-LATCH TRAN

Overview

The GTL2005 is a quad translating transceiver designed for 3.3 V system interface with a GTL/GTL+ bus.

The direction pin DIR allows the part to function as either a GTL-to-TTL sampling receiver or as a TTL-to-GTL interface.

The GTL2005 LVTTL interface is tolerant up to 5.5 V allowing direct access to TTL or 5 V CMOS outputs.

The GTL2005 Vref linearity degrades below 0.8 V see _Section 10.1_. If the application allows, use the GTL2014, otherwise more closely review noise margins.

MoreLess

## Features

* Operates as a quad GTL/GTL+ sampling receiver or as a LVTTL/TTL to GTL/GTL+ driver

* Quad bidirectional bus interface

* 3.0 V to 3.6 V operation with 5 V tolerant LVTTL I/O

* Live insertion/extraction permitted

* Latch-up protection exceeds 500 mA per JESD78

* ESD protection exceeds 2000 V HBM per JESD22-A114, 150 V MM per JESD22-A115, and 1000 V CDM per JESD22-CC101

* Package offered: TSSOP14

## Features

GTL2005PW PDF数据文档
图片 型号 厂商 下载
GTL2005PW NXP 恩智浦
GTL2003PW,112 NXP 恩智浦
GTL2002D,112 NXP 恩智浦
GTL2010PW,112 NXP 恩智浦
GTL2018PW,118 NXP 恩智浦
GTL2018PW/Q900,118 NXP 恩智浦
GTL2010PW,118 NXP 恩智浦
GTL2034PW,112 NXP 恩智浦
GTL2034PW,118 NXP 恩智浦
GTL2014PW,118 NXP 恩智浦
GTL2014PW,112 NXP 恩智浦