TLV320DAC3100

具有单声道 D 类扬声器放大器的低功耗立体声音频 DAC

The device is a low-power, highly integrated, high-performance stereo audio DAC with 24-bit stereo playback and digital audio processing blocks.

The device integrates headphone drivers and speaker drivers. The mono speaker driver can drive loads down to 4 Ω. The TLV320DAC3100 device has a suite of built-in processing blocks for digital audio processing. The digital audio data format is programmable to work with popular audio standard protocols I2S, left/right-justified in master, slave, DSP, and TDM modes. Bass boost, treble, or EQ can be supported by the programmable digital signal-processing block. An on-chip PLL provides the high-speed clock needed by the digital signal-processing block. The volume level can be controlled either by pin control or by register control. The audio functions are controlled using the I2C serial bus.

The TLV320DAC3100 device has a programmable digital sine-wave generator and is available in a 32-pin VQFN package.

.

Stereo Audio DAC with 95-dB SNR

.

Supports 8-kHz to 192-kHz Sample Rates

.

Mono Class-D BTL Speaker Driver 2.5 W Into 4-Ω

or 1.6 W Into 8-Ω

.

Two Single-Ended Inputs With Mixing and Output

Level Control

.

Stereo Headphone/Lineout and Mono Class-D

Speaker Outputs Available

.

Microphone Bias

.

Headphone Detection

.

25 Built-in Digital Audio Processing Blocks

PRB_P1 – PRB_P25 Providing Biquad and FIR

Filters, DRC, and 3-D Structures

.

Digital Mixing Capability

.

Pin Control or Register Control for Digital-Playback

Volume-Control Settings

.

Digital Sine-Wave Generator for Beeps and Key

Clicks PRB_P25

.

Programmable PLL for Flexible Clock Generation

.

I2S, Left-Justified, Right-Justified, DSP, and TDM

Audio Interfaces

.

I2C Control With Register Auto-Increment

.

Full Power-Down Control

.

Power Supplies:

.

Analog: 2.7 – 3.6 V

.

Digital Core: 1.65 – 1.95 V

.

Digital I/O: 1.1 – 3.6 V

.

Class-D: 2.7 – 5.5 V SPKVDD ≥ AVDD

.

5-mm × 5-mm 32-VQFN Package