CD4073BM

CMOS和盖茨 CMOS AND GATES

The is a CMOS triple 3-input AND Gate. This device provides the system designer with direct implementation of the AND function and supplement the existing family of CMOS gates.

.

60ns Medium-speed operation tPLH, tPHL

.

100% Tested for quiescent current at 20V

.

1µA Maximum input current

.

2.5V at VDD = 15V Noise margin

.

Standardized symmetrical output characteristics

.

5V, 10V and 15V Parametric ratings

.

Meets all requirements of JEDEC tentative standard No.13B

.

Green product and no Sb/Br