25LC640-I/SN
MICROCHIP 25LC640-I/SN EEPROM, AEC-Q100, 64 Kbit, 8K x 8位, 2 MHz, SPI, SOIC, 8 引脚
The is a 64Kbit serial Electrically Erasable Programmable Read-only Memory EEPROM. The memory is accessed via a simple serial peripheral interface SPI compatible serial bus. The bus signals required are a clock input SCK plus separate data in SI and data out SO lines. Access to the device is controlled through a chip select CS input. Communication to the device can be paused via the hold pin HOLD. While the device is paused, transitions on its inputs will be ignored, with the exception of chip select, allowing the host to service higher priority interrupts.
- .
- Low-power CMOS technology
- .
- 32-byte Page
- .
- 5ms Maximum write cycle time
- .
- Self-timed erase and write cycles
- .
- Block write protection
- .
- Built-in write protection
- .
- Power on/off data protection circuitry
- .
- Sequential read
- .
- High reliability
- .
- >200 Years data retention
ESD sensitive device, take proper precaution while handling the device.