锐单电子商城 , 一站式电子元器件采购平台!
  • 电话:400-990-0325

74HC109D,652

NXP  74HC109D,652  触发器, 互补输出, 正沿, JK, 75 MHz, SOIC, 16 引脚

The 74HC109D is a positive-edge trigger Dual J K\ Flip-flop with set and reset. This high-speed Si-gate CMOS device is pin compatible with low power Schottky TTL LSTTL. It is specified in compliance with JEDEC standard no. 7A. The dual positive-edge triggered J K\ flip-flops with individual J, K\ inputs, clock CP inputs, set SD\\ and reset RD\\ inputs, also complementary Q and Q\ outputs. The set and reset are asynchronous active LOW inputs and operate independently of the clock input. The J and K\ inputs control the state changes of the flip-flops as described in the mode select function table. The J and K\ inputs must be stable one set-up time prior to the low-to-high clock transition for predictable operation. The J K\ design allows operation as a D-type flip-flop by tying the J and K\ inputs together. Schmitt-trigger action in the clock input makes the circuit highly tolerant to slower clock rise and fall times.

.
J, K\ Inputs for easy D-type flip-flop
.
Toggle flip-flop
.
Standard output capability
.
ICC Category

74HC109D,652 PDF数据文档
图片 型号 厂商 下载
74HC109D,652 NXP 恩智浦
74HC08D NXP 恩智浦
74HC4066D NXP 恩智浦
74HC595D NXP 恩智浦
74HC74D NXP 恩智浦
74HC14D NXP 恩智浦
74HC137D NXP 恩智浦
74HC138DT NXP 恩智浦
74HC245PW NXP 恩智浦
74HC4051D NXP 恩智浦
74HC7541DB,112 NXP 恩智浦