TLK3131ZWQ

以太网 IC 1Ch 600Mbps-3.75Gbps Multi-Rate Xcvr

The TLK3131 is a flexible single channel configurable serial transceiver. It can be configured to be compliant with the 1000Base-X 1Gbps Ethernet Specification Auto-Negotiation not supported. The TLK3131 provides high-speed bi-directional point-to-point data transmissions with up to 7.5 Gbps of raw data transmission capacity. The primary application of this device is in backplanes and front panel connections requiring 3.75Gbps connections over controlled impedance media of approximately 50. The transmission media can be printed circuit board PCB traces, copper cables or fiber-optical media. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling into the lines.

The TLK3131 performs the parallel-to-serial, serial-to-parallel conversion, and clock extraction functions for a physical layer interface. The TLK3131 also provides 1000Base-X PCS layer functionality described in Clause 36 of 802.3-2002. The serial transmitter is implemented using differential Current Mode Logic CML with integrated termination resistors.

Many common applications may be enabled by way of externally available control pins. Detailed control of the TLK3131 is available by way of accessing a register space of control bits available through a two-wire access port called the Management Data Input/Output MDIO interface.

The PCS Physical Coding Sublayer functions such as the CTC FIFO are designed to be compliant for an 1000Base-X PCS link. However, each of the PCS functions may be disabled or bypassed until the TLK3131 is operating at its most basic state, that of a simple single channel 10-bit SERDES suitable for a wide range of applications such as CPRI or OBSAI wireless infrastructure links.

The differential output swing for the TLK3131 is suitable for compliance with IEEE 802.3 Gigabit Ethernet links, which is also suitable for CPRI LV serial links. The TLK3131 provides for setting larger output signal swing suitable for CPRI HV links by setting an appropriate register bit available though MDIO.