ATXMEGA256A3B-MH

ATMEL  ATXMEGA256A3B-MH  微控制器, 8位, 低功率高性能, ATxmega, 32 MHz, 256 KB, 16 KB, 64 引脚, MLF

The is a low power, high-performance 8-bit CMOS Microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the XMEGA A3B achieves throughputs approaching 1MIPS per MHz allowing the system designer to optimize power consumption versus processing speed. The AVR CPU combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the arithmetic logic unit ALU, allowing two independent registers to be accessed in one single instruction, executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs many times faster than conventional single-accumulator or CISC based microcontrollers. The XMEGA A3 device provides 256kB self-programming flash program memory, 8kB boot code section, 16kB SRAM, 4096byte EEPROM and up to 32MIPS throughput at 32MHz.

.

Power-on reset and programmable brown-out detection

.

Internal and external clock options with PLL

.

Programmable multilevel interrupt controller

.

Sleep modes - Idle, power-down, standby, power-save, extended standby

.

Advanced programming, test and debugging interfaces - JTAG IEEE 1149.1 compliant, PDI

.

4-channel DMA controller with support for external requests

.

8-channel Event system

.

Seven 16-bit timers/counters

.

Six USARTs

.

AES and DES crypto engine

.

Two 2-wire Interfaces with dual address match I²C and SMBus compatible

.

Two SPI serial peripheral interface peripherals

.

32-bit Real-time counter with separate oscillator and battery backup system

.

Two 8-channel, 12-bit, 2MSPS Analog-to-digital converters

.

One 2-channel, 12-bit, 1MSPS Digital to analog converter

.

4 Analog comparators with window compare function

.

External interrupts on all general purpose I/O pins

.

Programmable watchdog timer with separate on-chip ultra low power oscillator