LPC2124FBD64/01

单芯片16位/ 32位微控制器; 128/256 KB ISP / IAP闪存与10位ADC Single-chip 16/32-bit microcontrollers; 128/256 kB ISP/IAP flash with 10-bit ADC

The is a 16/32-bit Microcontroller based on ARM7TDMI-S CPU with real-time emulation and embedded trace support. A 128-bit wide memory interface and an unique accelerator architecture enable 32-bit code execution at maximum clock rate. For critical code size applications, the alternative 16-bit Thumb mode reduces code by more than 30 % with minimal performance penalty. The device incorporates 128kB embedded high speed flash, 16kB on-chip SRAM various 32-bit timers, 4-channel 10-bit ADC, PWM channels and 46 general-purpose I/O pins.

.

In-system programming ISP and In-application programming IAP

.

EmbeddedICE-RT interface enables breakpoints and watch points

.

Embedded trace macrocell enables non-intrusive high speed real-time tracing of instruction execution

.

Multiple serial interfaces including two UARTs 16C550, fast I2C-bus 400 Kbit/s and two SPIs

.

60MHz Maximum CPU clock available from programmable on-chip phase-locked loop

.

Vectored interrupt controller with configurable priorities and vector addresses

.

Up to forty-six 5V tolerant general purpose I/O pins

.

On-chip crystal oscillator with an operating range of 1MHz to 30MHz

.

Two low power modes, Idle and power-down

.

Processor wake-up from power-down mode via external interrupt

.

Individual enable/disable of peripheral functions for power optimization

.

Fast GPIO ports enable port pin toggling up to 3.5 times faster than the original device

.

Dedicated result registers for ADC reduce interrupt overhead

.

The ADC pads are 5V tolerant when configured for digital I/O function

.

UART0/1 include fractional baud rate generator, auto-bauding capabilities & handshake flow-control

.

Buffered SSP serial controller supporting SPI, 4-wire SSI and microwire formats

.

SPI programmable data length and master mode enhancement

.

Diversified code read protection CRP

.

General purpose timers can operate as external event counters