74HCT4094N

NXP  74HCT4094N  移位寄存器, 串行至并行, 1元件, DIP, 16 引脚, 4.5 V, 5.5 V

The is a 8-bit serial-in/serial or parallel-out shift-and-store Bus Register with a storage register and 3-state outputs. Both the shift and storage register have separate clocks. The device features a serial input D and two serial outputs QS1 and QS2 to enable cascading. Data is shifted on the low-to-high transitions of the CP input. Data is available at QS1 on the low-to-high transitions of the CP input to allow cascading when clock edges are fast. The same data is available at QS2 on the next high-TO-low transition of the CP input to allow cascading when clock edges are slow. The data in the shift register is transferred to the storage register when the STR input is high. Data in the storage register appears at the outputs whenever the OE is high. A low on OE causes the outputs to assume a high-impedance OFF-state. Operation of the OE input does not affect the state of the registers. Inputs include clamp diodes.

.

Low-power dissipation

.

TTL Input level

.

Complies with JEDEC standard No. 7A