CY7C1250V18-333BZXC
36兆位的DDR -II + SRAM 2字突发架构( 2.0周期读延迟) 36-Mbit DDR-II+ SRAM 2-Word Burst Architecture 2.0 Cycle Read Latency
SRAM - Synchronous, DDR II Memory IC 36Mb 1M x 36 Parallel 333MHz 165-FBGA 15x17
立创商城:
CY7C1250V18-333BZXC
得捷:
IC SRAM 36M PARALLEL 165FBGA
艾睿:
SRAM Chip Sync Single 1.8V 36M-bit 1M x 36 0.45ns 165-Pin FBGA Tray