74HC73PW

双JK FL IP- FL运带复位;负边沿触发 Dual JK flip-flop with reset; negative-edge trigger

General description

The 74HC73 is a high-speed Si-gate CMOS device that complies with JEDEC standard no. 7A. It is pin compatible with Low-power Schottky TTL LSTTL.