WM8994寄存器列表(花了点时间整理的,总共800行,寄存器实在太多了)
时间:2022-09-06 07:30:00
寄存器地址 | 寄存器名称 | 中文名称 | bit | 标签 | 默认值 | 描述 | 初始值 | 说明 |
R0 (00h) | Software Reset | 软复位 | 0.625 | SW_RESET[15:0] | 0x8994 | 所有寄存器都是默认值写入寄存器; 读取为设备id:0x8994 |
||
R1 (01h) | Power Management(1) | 电源管理(1) | 13 | SPKOUTR_ENA | 0 | SPKMIXR混合器,SPKRVOL PGA和SPKOUTR输出使能 0 = Disabled 1 = Enabled |
||
12 | SPKOUTL_ENA | 0 | SPKMIXL混合机,SPKLVOL PGA和SPKOUTL输出使能 0 = Disabled 1 = Enabled |
|||||
11 | HPOUT2_ENA | 0 | HPOUT2输出使能 0 = Disabled 1 = Enabled |
|||||
9 | HPOUT1L_ENA | 0 | 启用HPOUT1L输入 0 = Disabled 1 = Enabled 注意:设置HPOUT1_AUTO_PU时HPOUT1L_ENA位自动使能左耳机驱动器 |
|||||
8 | HPOUT1R_ENA | 0 | 启用HPOUT1R输入 0 = Disabled 1 = Enabled 注意:设置HPOUT1_AUTO_PU时,HPOUT1R_ENA位自动使能右耳机驱动器 |
|||||
5 | MICB2_ENA | 0 | 麦克风偏置2启用 0 = OFF (高阻抗输出) 1 = ON |
|||||
4 | MICB1_ENA | 0 | 麦克风偏置1启用 0 = OFF (高阻抗输出) 1 = ON |
|||||
0.084 | VMID_SEL[1:0] | 0 | VMID Divider启用和选择 00 = VMID disabled (关闭模式) 01 = 2 x 40kohm divider (正常) 10 = 2 x 240kohm divider (低功耗待机) 11 = 2 x 5kohm divider (快速启动) |
|||||
0 | BIAS_ENA | 0 | 启用正常偏置电流发生器(对于所有模拟功能) 0 = Disabled 1 = Enabled |
|||||
R2 (02h) | Power Management (2) | 电源管理(2) | 14 | TSHUT_ENA | 1 | 温度传感器启用 0 = disabled 1 = enabled |
||
13 | TSHUT_OPDIS | 1 | 热关断控制(如果音频输出发生过热自动关闭,但是温度感器必须被启用TSHUT_ENA=1。) 0 = disabled 1 = enabled |
|||||
11 | OPCLK_ENA | 0 | GPIO时钟输出(OPCLK)使能 0 = Disabled 1 = Enabled |
|||||
9 | MIXINL_ENA | 0 | 左输入混音器启用(启用MIXINL和RXVOICE输入到MIXINL) 0 = Disabled 1 = Enabled |
|||||
8 | MIXINR_ENA | 0 | 右输入混音器启用(启用MIXINR和RXVOICE输入到MIXINR) 0 = Disabled 1 = Enabled |
|||||
7 | IN2L_ENA | 0 | IN2L输入PGA使能 0 = Disabled 1 = Enabled |
|||||
6 | IN1L_ENA | 0 | IN1L输入PGA使能 0 = Disabled 1 = Enabled |
|||||
5 | IN2R_ENA | 0 | IN2R输入PGA使能 0 = Disabled 1 = Enabled |
|||||
4 | IN1R_ENA | 0 | IN1R输入PGA使能 0 = Disabled 1 = Enabled |
|||||
R3 (03h) | Power Management (3) | 电源管理(3) | 13 | LINEOUT1N_ENA | 0 | LINEOUT1N线路输出和LINEOUT1NMIX使能 0 = Disabled 1 = Enabled |
||
12 | LINEOUT1P_ENA | 0 | LINEOUT1P线路输出和LINEOUT1PMIX使能 0 = Disabled 1 = Enabled |
|||||
11 | LINEOUT2N_ENA | 0 | LINEOUT2N线路输出和LINEOUT2NMIX使能 0 = Disabled 1 = Enabled |
|||||
10 | LINEOUT2P_ENA | 0 | LINEOUT2P线路输出和LINEOUT2PMIX使能 0 = Disabled 1 = Enabled |
|||||
9 | SPKRVOL_ENA | 0 | SPKMIXR混合器和SPKRVOL PGA启用 0 = Disabled 1 = Enabled 注意:当设置了SPKOUTR_ENA时,还需要启用SPKMIXR和SPKRVOL。 |
|||||
8 | SPKLVOL_ENA | 0 | SPKMIXL混合器和SPKLVOL PGA启用 0 = Disabled 1 = Enabled 注意:设置SPKOUTL_ENA时,还需要启用SPKMIXL和SPKLVOL。 |
|||||
7 | MIXOUTLVOL_ENA | 0 | MIXOUTL左音量控制启用 0 = Disabled 1 = Enabled |
|||||
6 | MIXOUTRVOL_ENA | 0 | MIXOUTR右音量控制启用 0 = Disabled 1 = Enabled |
|||||
5 | MIXOUTL_ENA | 0 | MIXOUTL左输出混音器启用 0 = Disabled 1 = Enabled |
|||||
4 | MIXOUTR_ENA | 0 | MIXOUTR右输出混音器启用 0 = Disabled 1 = Enabled |
|||||
R4 (04h) | Power Management (4) | 电源管理(4) | 13 | AIF2ADCL_EN A |
0 | 启用AIF2ADC(左)输出路径 0 = Disabled 1 = Enabled |
||
12 | AIF2ADCR_ENA | 0 | 启用AIF2ADC(右)输出路径 0 = Disabled 1 = Enabled |
|||||
11 | AIF1ADC2L_E NA |
0 | 启用AIF1ADC2(左)输出路径(AIF1,时隙1) 0 = Disabled 1 = Enabled |
|||||
10 | AIF1ADC2R_E NA |
0 | 启用AIF1ADC2(右)输出路径(AIF1,时隙1) 0 = Disabled 1 = Enabled |
|||||
9 | AIF1ADC1L_E NA |
0 | 启用AIF1ADC1(左)输出路径(AIF1,时隙0) 0 = Disabled 1 = Enabled |
|||||
8 | AIF1ADC1R_E NA |
0 | 启用AIF1ADC1(右)输出路径(AIF1,时隙0) 0 = Disabled 1 = Enabled |
|||||
5 | DMIC2L_ENA | 0 | 数字麦克风DMICDAT2左声道启用 0 = Disabled 1 = Enabled |
|||||
4 | DMIC2R_ENA | 0 | 数字麦克风DMICDAT2右声道启用 0 = Disabled 1 = Enabled |
|||||
3 | DMIC1L_ENA | 0 | 数字麦克风DMICDAT1左声道启用 0 = Disabled 1 = Enabled |
|||||
2 | DMIC1R_ENA | 0 | 数字麦克风DMICDAT1右声道启用 0 = Disabled 1 = Enabled |
|||||
1 | ADCL_ENA | 0 | 左ADC使能 0 = ADC disabled 1 = ADC enabled |
|||||
0 | ADCR_ENA | 0 | 右ADC使能 0 = ADC disabled 1 = ADC enabled |
|||||
R5(05h) | Power Management (5) | 电源管理(5) | 13 | AIF2DACL_EN A |
0 | 启用AIF2DAC(左)输入路径 0 = Disabled 1 = Enabled |
||
12 | AIF2DACR_EN A |
0 | 启用AIF2DAC(右)输入路径 0 = Disabled 1 = Enabled |
|||||
11 | AIF1DAC2L_E NA |
0 | 启用AIF1DAC2(左)输入路径(AIF1,时隙1) 0 = Disabled 1 = Enabled |
|||||
10 | AIF1DAC2R_E NA |
0 | 启用AIF1DAC2(右)输入路径(AIF1,时隙1) 0 = Disabled 1 = Enabled |
|||||
9 | AIF1DAC1L_E NA |
0 | 使能AIF1DAC1(左)输入路径(AIF1,时隙0) 0 = Disabled 1 = Enabled |
|||||
8 | AIF1DAC1R_E NA |
0 | 启用AIF1DAC1(右)输入路径(AIF1,时隙0) 0 = Disabled 1 = Enabled |
|||||
3 | DAC2L_ENA | 0 | 左DAC2使能 0 = Disabled 1 = Enabled |
|||||
2 | DAC2R_ENA | 0 | 右DAC2使能 0 = Disabled 1 = Enabled |
|||||
1 | DAC1L_ENA | 0 | 左DAC1使能 0 = Disabled 1 = Enabled |
|||||
0 | DAC1R_ENA | 0 | 右DAC1使能 0 = Disabled 1 = Enabled |
|||||
R6 (06h) | Power Management (6) | 电源管理(6) | 5 | AIF3_TRIS | 0 | AIF3音频接口三态 0 = AIF3 接口正常运作 1 = 使所有AIF3接口引脚处于三态 注意,未配置为AIF3功能的引脚不是受此寄存器影响。 |
||
0.1688 | AIF3_ADCDAT _SRC[1:0] |
0 | GPIO9/ADCDAT3来源选择 00 = AIF1 ADCDAT1 01 = AIF2 ADCDAT2 10 = GPIO5/DACDAT2 11 = 保留 注意,GPIO9必须配置为ADCDAT3。 对于选择11,GPIO5引脚也必须配置为DACDAT2。 |
|||||
2 | AIF2_ADCDAT _SRC |
0 | GPIO7/ADCDAT2 来源选择 0 = AIF2 ADCDAT2 1 = GPIO8/DACDAT3 注意,GPIO7必须配置为ADCDAT2。 对于选择1,GPIO8引脚也必须配置为DACDAT3。 |
|||||
1 | AIF2_DACDAT _SRC |
0 | AIF2 DACDAT 来源选择 0 = GPIO5/DACDAT2 1 = GPIO8/DACDAT3 注意,所选来源必须配置为DACDAT2或DACDAT3。 |
|||||
0 | AIF1_DACDAT _SRC |
0 | AIF1 DACDAT 来源选择 0 = DACDAT1 1 = GPIO8/DACDAT3 注意,对于选择1,GPIO8引脚必须为配置为DACDAT3。 |
|||||
R21 (15h) | Input Mixer (1) |
输入混合器(1) | 6 | INPUTS_CLAMP | 0 | 输入 pad VMID 钳位 0 =钳位停用 1 = 钳位已激活 |
||
R24 (18h) | Left Line Input 1&2 Volume |
左线输入1&2音量 | 8 | IN1_VU | 0 | 输入PGA音量更新,向该位写1将导致IN1L和IN1R输入PGA音量同时更新 | ||
7 | IN1L_MUTE | 0 | IN1L PGA静音 0 = 禁用静音 1 = 启用静音 |
|||||
6 | IN1L_ZC | 0 | IN1L PGA零交叉检测器(过零检测) 0 = 立即更改增益 1 = 仅在零交叉时更改增益 |
|||||
4:0 | IN1L_VOL[4:0] | 0_1011 | IN1L音量 00000 = -16.5dB 00001 = -15dB ... 11110 = +28.5dB 11111 = +30dB |
|||||
R25 (19h) | Left Line Input 3&4 Volume |
左线输入3&4音量 | 8 | N2_VU | 0 | 输入PGA音量更新,向该位写入1将导致IN2L和IN2R输入PGA音量同时更新 | ||
7 | IN2L_MUTE | 0 | IN2L PGA静音 0 = 禁用静音 1 = 启用静音 |
|||||
6 | IN2L_ZC | 0 | IN2L PGA零交叉检测器(过零检测) 0 = 立即更改增益 1 = 仅在零交叉时更改增益 |
|||||
4:0 | IN2L_VOL[4:0] | 0_1011 | IN2L 音量 00000 = -16.5dB 00001 = -15dB ... 11110 = +28.5dB 11111 = +30dB |
|||||
R26 (1Ah) | Right Line Input 1&2 Volume |
右线输入1&2音量 | 8 | IN1_VU | 0 | 输入PGA音量更新,向该位写1将导致IN1L和IN1R输入PGA音量同时更新 | ||
7 | IN1R_MUTE | 1 | IN1R PGA静音 0 = 禁用静音 1 = 启用静音 |
|||||
6 | IN1R_ZC | 0 | IN1R PGA零交叉检测器(过零检测) 0 = 立即更改增益 1 = 仅在零交叉时更改增益 |
|||||
4:0 | IN1R_VOL[4:0] | 0_1011 | IN1R 音量 00000 = -16.5dB 00001 = -15dB ... 11110 = +28.5dB 11111 = +30dB |
|||||
R27 (1Bh) | Right Line Input 3&4 Volume |
右线输入3&4音量 | 8 | IN2_VU | 0 | 输入PGA音量更新,向该位写入1将导致IN2L和IN2R输入PGA音量同时更新 | ||
7 | IN2R_MUTE | 1 | IN2R PGA Mute 0 = 禁用静音 1 = 启用静音 |
|||||
6 | IN2R_ZC | 0 | IN2R PGA零交叉检测器(过零检测) 0 = 立即更改增益 1 = 仅在零交叉时更改增益 |
|||||
4:0 | IN2R_VOL[4:0] | 0_1011 | IN2R Volume 00000 = -16.5dB 00001 = -15dB ... 11110 = +28.5dB 11111 = +30dB |
|||||
R28 (1Ch) | Left Output Volume |
左输出音量 | 8 | HPOUT1_VU | 0 | 耳机输出PGA音量更新,向该位写入1将同时更新HPOUT1LVOL和HPOUT1RVOL。 | ||
7 | HPOUT1L_ZC | 0 | HPOUT1LVOL(左耳机输出PGA)零交叉启用(过零检测) 0 = 零交叉禁用 1 = 启用零交叉 |
|||||
6 | HPOUT1L_MU TE_N |
1 | HPOUT1LVOL (Left Headphone Output PGA) Mute 0 = Mute 1 = Un-mute |
|||||
5:0 | HPOUT1L_VO L[5:0] |
10_1101 | HPOUT1LVOL(左耳机输出PGA)音量-57dB至6dB(以1dB为步长) 00_0000 = -57dB 00_0001 = -56dB … (1dB 步长) 11_1111 = +6dB |
|||||
R29 (1Dh) | Right Output Volume |
右输出音量 | 8 | HPOUT1_VU | 0 | 耳机输出PGA音量更新,向该位写入1将同时更新HPOUT1LVOL和HPOUT1RVOL。 | ||
7 | HPOUT1R_ZC | 0 | HPOUT1RVOL(右耳机输出PGA)过零启用 0 = 零交叉禁用 1 = 启用零交叉 |
|||||
6 | HPOUT1R_MU TE_N |
1 | HPOUT1RVOL(右耳机输出PGA)静音 0 = 静音 1 =取消静音 |
|||||
5:0 | HPOUT1R_VO L[5:0] |
10_1101 | HPOUT1RVOL(右耳机输出 PGA)音量 -57dB 至 6dB,以 1dB 步长 00_0000 = -57dB 00_0001 = -56dB … (1dB 步长) 11_1111 = +6dB |
元器件数据手册、IC替代型号,打造电子元器件IC百科大全!
相关文章
|