SN65LVDS391D

LVDS发送器

The is a high-speed differential Line Driver implements the electrical characteristics of low-voltage differential signaling LVDS. This signaling technique lowers the output voltage levels of 5V differential standard levels such as EIA/A-422B to reduce the power, increase the switching speeds and allow operation with a 3.3V supply rail. Any of the 16 current-mode driver will deliver a minimum differential output voltage magnitude of 247mV into a 100R load when enabled. When disabled, the driver outputs are high-impedance. Each driver input A and enable EN have an internal pull down that will drive the input to a low level when open-circuited.

.

Designed for signalling rate up to 630Mbps with very low radiation EMI

.

Low-voltage differential signaling with typical output voltage of 350mV and a 100R load

.

Driver is high-impedance when disabled or with VCC <1.5V

.

Bus-pin ESD protection exceeds 15kV

.

Low-voltage TTL LVTTL logic input is 5V tolerant

.

<2.9ns Propagation delay time

.

<150ps Output skew

.

<1.5ns Part-to-part skew

.

35mW Total power dissipation in each driver operating at 200MHz

.

Green product and no Sb/Br