SN74LVTH244APWR

TEXAS INSTRUMENTS  SN74LVTH244APWR  缓冲器/驱动器

The is an octal Buffer/Line Driver designed specifically for low-voltage 3.3V VCC operation, but with the capability to provide a TTL interface to a 5V system environment. It is organized as two 4-bit line drivers with separate output-enable OE\ inputs. When OE\ is low, the devices pass data from the A inputs to the Y outputs. When OE\ is high, the outputs are in the high-impedance state. To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pull-up resistor and the minimum value of the resistor is determined by the current-sinking capability of the driver. Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. It is fully specified for hot-insertion applications using IOFF and power-up 3-state. The IOFF circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.

.

Support mixed-mode signal operation

.

IOFF and power-up 3-state support hot insertion

.

Bus hold on data inputs eliminates the need for external pull-up/pull-down resistors

.

Support unregulated battery operation down to 2.7V

.

Latch-up performance exceeds 500mA per JESD 17

.

<0.8V at VCC = 3.3V, TA = 25°C VOLP output ground bounce

.

Green product and no Sb/Br