SN74LV138ADR
TEXAS INSTRUMENTS SN74LV138ADR 芯片, 逻辑芯片 - 74LV, 译码器
The is a 3-to-8 Decoder/Demultiplexer designed for 2 to 5.5V VCC operation. It is for high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible. The conditions at the binary-select inputs A, B, C and the three enable inputs G1, G2A, G2B select one of eight output lines. The two active-low G2A, G2B and one active-high G1 enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter.
- .
- Support mixed-mode voltage operation on all ports
- .
- Ioff Supports partial-power-down mode operation
- .
- Latch-up performance exceeds 250mA per JESD 17
- .
- Green product and no Sb/Br
