MC74AC377DTG
数据手册.pdf八路D触发器与时钟使能 Octal D Flip−Flop with Clock Enable
The MC74AC377/74ACT377 has eight edge-triggered, D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock CP input loads all flip-flops simultaneously, when the Clock Enable CE is LOW. The register is fully edge-triggered. The state of each D input, one setup time before the LOW-to-HIGH clock transition, is transferred to the corresponding flipflop"s Q output. The CE input must be stable only one setup time prior to the LOW-to-HIGH clock transition for predictable operation.
Features
---
|
- .
- Ideal for Addressable Register Applications
- .
- Clock Enable for Address and Data Synchronization Applications
- .
- Eight Edge-Triggered D Flip-Flops
- .
- Buffered Common Clock
- .
- Outputs Source/Sink 24 mA
- .
- See MC74AC273 for Master Reset Version
- .
- See MC74AC373 for Transparent Latch Version
- .
- See MC74AC374 for 3-State Version
- .
- ACT377 Has TTL Compatible Inputs
- .
- Pb-Free Packages are Available
