FIN1048M

缓冲器和线路驱动器 3.3V LVDS Receiver 4Bit FloThru HS Diff

General Description

This quad receiver is designed for high speed interconnect utilizing Low Voltage Differential Signaling LVDS technology. The receiver translates LVDS levels, with a typical differential input threshold of 100mV, to LVTTL signal levels. LVDS provides low EMI at ultra low power dissipation even at high frequencies. This device is ideal for high speed transfer of clock and data.

The FIN1048 can be paired with its companion driver, the FIN1047, or any other LVDS driver.

Features

■ Greater than 400Mbs data rate

■ Flow-through pinout simplifies PCB layout

■ 3.3V power supply operation

■ 0.4ns maximum differential pulse skew

■ 2.5ns maximum propagation delay

■ Low power dissipation

■ Power-Off protection

■ Fail safe protection for open-circuit, shorted and terminated conditions

■ Meets or exceeds the TIA/EIA-644 LVDS standard

■ Pin compatible with equivalent RS-422 and LVPECL devices

■ 16-Lead SOIC and TSSOP packages save space