ADV7481WBBCZ

显示接口集成电路 HDCPlicense required see product comment

Product Details

The ADV7481 is an integrated video decoder and combined HDMI®/MHL® receiver. It is targeted at connectivity enabled head units requiring a wired, uncompressed digital audio/video link from smartphones and other consumer electronics devices to support streaming and integration of cloud-based multimedia content and applications into an automotive infotainment system.

The ADV7481 MHL 2.1 capable receiver supports a maximum pixel clock frequency of 75 MHz, allowing resolutions up to 720p/1080i at 60 Hz in 24-bit mode. The ADV7481 features a link control bus CBUS that handles the link layer, translation layer, CBUS electrical discovery, and display data channel DDC commands. The implementation of the MHL sideband channel MSC commands by the system processor can be handled either by the I2C bus, or via a dedicated serial peripheral interface SPI bus. A dedicated interrupt pin INTRQ3 is available to indicate that events related to CBUS have occurred.

The ADV7481 also features an enable pin VBUS_EN to dynamically enable or disable the output of a voltage regulator, which provides a 5 V voltage bus VBUS signal to the MHL source.

The ADV7481 HDMI capable receiver supports a maximum pixel clock frequency of 162 MHz, allowing HDTV formats up to 1080p, and display resolutions up to UXGA 1600 × 1200 at 60 Hz. The device integrates a consumer electronics control CEC controller that supports the capability discovery and control CDC feature. The HDMI input port has dedicated 5 V detect and Hot Plug™ assert pins.

The HDMI/MHL receiver includes an adaptive transition minimized differential signaling TMDS equalizer that ensures robust operation of the interface with long cables.

The ADV7481 single receiver port is capable of accepting both HDMI and MHL electrical signals. Automatic detection between HDMI and MHL is achieved by using cable impedance detection through the CD_SENSE pin.

The ADV7481 contains a component processor CP that processes the video signals from the HDMI/MHL receiver. It provides features such as contrast, brightness, and saturation adjustments, as well as free run and timing adjustment controls for HS/VS/DE timing.

The ADV7481 analog front end AFE comprises a single high speed, 10-bit analog-to-digital converter ADC that digitizes the analog video signal before applying it to the SDP.

The eight analog video inputs can accept single-ended, pseudo differential, and fully differential composite video signals, as well as S-Video and YPbPr video signals, supporting a wide range of consumer and automotive video sources.

Short to battery STB events can be detected on differential input video signals. STB protection is provided by ac coupling the input video signals. The ADV7481, in combination with an external resistor divider, provides a common-mode input range of 4 V, enabling the removal of large signal common-mode transients present on the video lines.

The automatic gain control AGC and clamp restore circuitry allow an input video signal up to 1.0 V p-p at the analog video input pins of the ADV7481. Alternatively, the AGC and clamp restore circuitry can be bypassed for manual settings.

The SDP of the ADV7481 is capable of decoding a large selection of analog baseband video signals in composite, S-Video, and component formats. The SDP supports worldwide NTSC, PAL, and SECAM standards.

The ADV7481 features an 8-bit digital input/output port, supporting input and output video resolutions up to 720p/1080i in both the 8-bit interleaved 4:2:2 SDR and DDR modes.

**APPLICATIONS**

.

Portable devices

.

Automotive infotainment head unit and rear seat

entertainment systems

.

HDMI repeaters and video switches

### Features and Benefits

.

**Analog Input**

Worldwide NTSC/PAL/SECAM color demodulation support with autodetection

8 analog video input channels with on-chip antialiasing filter

.

**Mobile High-Definition Link MHL capable receiver**

High-bandwidth Digital Content Protection HDCP authentication and decryption support

75 MHz maximum pixel clock frequency, allowing HDTV formats up to 720p/1080i at 60 Hz

.

**High-Definition Multimedia Interface HDMI capable receiver**

HDCP authentication and decryption support

162 MHz maximum pixel clock frequency, allowing HDTV formats up to 1080p and display resolutions up to UXGA 1600 × 1200 at 60 Hz

.

**Serial digital audio output interface**

I2S-compatible, left justified, and right justified audio output modes

8-channel TDM output mode available

.

**2 Mobile Industry Processor Interface MIPI Camera Serial Interface 2 CSI-2 transmitters**

4-lane transmitter for HDMI/MHL/SDP/digital input port sources

1-lane transmitter for standard definition processor SDP sources

.

**8-bit digital input/output port**

.

**General**

2-wire serial MPU interface I2C compatible

−40°C to +85°C temperature grade

Qualified for automotive applications

.

See data sheet for additional features